

MODEL NAME : *DAM00*
DAM01
PCB NO : *LA-F541P*

BOM P/N :

Dell/Compal Confidential

Schematic Document


Berlinetta MLK CFL-H (Coffee Lake-H)

2018-01-10


Rev: DVT2.0

@ : Nopop Component
NDS3@ : Nopop Component
XDP@ : Nopop Component
CONN@ : Connector Component
R1@ / R3@ : R1/R3 CPN for CPU, GPU, PCB
TPM@ : TPM funct i on
EMC@ : Pop of EMI parts
Q1VRAMS@ : Samsung GDDR5 for Q1-GPU
Q1VRAMM@ : Micron GDDR5 for Q1-GPU
G0VRAMS@ : Samsung GDDR5 for G0-GPU
G0VRAMM@ : Micron GDDR5 for G0-GPU
G0VRAMH@ : Hynix GDDR5 for G0-GPU
BreakDown@ : for measure power consumpt i on
Q1@ : GPU N18PQ1
G0@ : GPU N17PG0
UMA@ / DIS@ : UMA/DIS
CSMB@ :XPS
BC@ :Perision
SPAD@ : Nopop Component 0 Ohm Short-PAD for NPI test require
eSPI@ :eSPI
G1@ : GPU N17PG1
Q3@ : GPU N18PQ3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					Rev
				Date:	Friday, March 23, 2018
				Sheet	1 of 78



Vinafix.com



Board ID	Resistor
X00	240K
X01	130K
X02	
X03	
A00	

USB3.1	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	NGFF-1 WLAN + BT
5	None
6	None
7	Finger Print
8	None
9	Touch Screen
10	None
11	None
12	RGB CAMERA

USB OC#	DESTINATION
0	USB Conn 1 (Right Side)
1	USB Conn 2 (Left Side)
2	
3	
4	
5	
6	
7	

PCI EXPRESS	DESTINATION	USB3.0	DESTINATION
Lane 1	NGFF-1 WLAN + BT	7	None
Lane 2	None	8	None
Lane 3	None	9	None
Lane 4	None	10	None
Lane 5	CARD READER		
Lane 6	None		
Lane 7	None		
Lane 8	None		
Lane 9	SSD		
Lane 10	SSD	SATA	DESTINATION
Lane 11	SSD	0A	N/A
Lane 12	SSD	1A	SSD
Lane 13	None	0B	N/A
Lane 14	None	1B	N/A
Lane 15	None	2	HDD
Lane 16	None	3	N/A
Lane 17	Alpine Ridge	4	N/A
Lane 18		5	N/A
Lane 19			
Lane 20			

DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	HDMI 2.0

LPC	DESTINATION
ESPI/LPC0	MEC5105
LPC1	DEBUG PORT

CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	None	12	None
3	NGFF-1 WLAN	13	None
4	CARD READER	14	None
5	Thunderbolt	15	None
6	NGFF-2 SSD		
7	GPU		
8	None		
9	None		

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
High Speed I/O (HSIO) Type and Lane	USB3.1 #1	USB3.1 #3	USB3.1 #4	USB3.1 #5	USB3.1 #6	USB3.1 #7	USB3.1 #8	USB3.1 #9	USB3.1 #10	PCIe #1	PCIe #2	PCIe #3	PCIe #4	PCIe #5	PCIe #6	PCIe #7	PCIe #8	PCIe #9	PCIe #10	PCIe #11	PCIe #12	SATA 0a	SATA 0b	SATA 1a	SATA 1b	SATA 2	SATA 3	SATA 4	SATA 5	
Intel® RST Support										No Support	No Support				Yes					No Support		Yes					Yes			


The 30 HSIO lanes on PCB-H supports the following configurations:

- Up to 24 PCIe® Lanes
 - A maximum of 16 PCIe® Ports (or devices) can be enabled
 - When a QM Port is enabled, the maximum number of PCIe® Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe® Ports (or devices) = 16 - QM (0 or 1)
 - PCIe® Lanes 1-4 (PCIe® Controller #1), 5-8 (PCIe® Controller #2), 9-12 (PCIe® Controller #3), 13-16 (PCIe® Controller #4), 17-20 (PCIe® Controller #5), and 21-24 (PCIe® Controller #6) can be individually configured
- Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
- Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
- Up to 4 QM Lanes
 - A maximum of 1 QM Port (or device) can be enabled
- Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe® storage devices
 - #2 and #4 PCIe® NVMe SSD
 - #2 Intel® Optane® Memory Device
- See the "PCI Express" (PCIe®) chapter for the PCI PCIe® Controllers, configurations, and Lanes that can be used for Intel® Rapid Storage Technology PCIe® storage support
- For unused SATA/PCIe® Combo Lanes, Flex I/O Lanes that can be configured as PCIe® or SATA, the lanes must be statically assigned to SATA or PCIe® via the SATA/PCIe Combo Port Soft Straps discussed in the SPI Programming Guide and through the Intel® Flash Image Tool (FIT) tool.

Symbol Note :

 : means Digital Ground  : means Analog Ground

Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title P04-Notes List	
Size		Document Number LA-F541P	Rev 0.0000
Date:		Friday, March 23, 2018	Sheet 4 of 76



CFG Straps for Processor

Stall reset sequence after PCU PLL lock until de-asserted

CFG0


- * 1 = (Default) Normal Operation; No stall.
- 0 = Stall.



Display Port Presence Strap

CFG4


- 1 : Disabled; No Physical Display Port attached to Embedded Display Port
- * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps

CFG[6:5]

- *11: (Default) x16 - Device 1 functions 1 and 2 disabled
- 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
- 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
- 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING

CFG7

- * 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS for training












Table 2-13. PCI Express® Bifurcation and Lane Reversal Mapping


Bifurcation	Link Width			CFG Signals			Lanes															
	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12 <td>13</td> <td>14</td> <td>15</td>	13	14	15
1x16 reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0


Notes:

- For CFG bus details, refer to Section 6.4.
- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 5.
 - Connect lane 0 of 3rd device to lane 12.For example:
 - When using 1x8 + 2x4, the 8 lane device should use lanes 0:7.
 - When using 1x4 + 1x2, the 4 lane device should use lanes 0:3, and other 2 lane device should use lanes 8:9.
 - When using 1x4 + 1x2 + 1x1, 4 lane device should use lanes 0:3, two lane device should use lanes 8:9, one lane device should use lane 12.
- for reversal lanes, for example:
 - When using 1x8, the 8 lane device should use lanes 8:15, so lane 15 will be connected to lane 0 of the Device.
- For Basin Falls platform use 1x8+2x4 Bifurcation










11 OF VSSGT_SENSE
VCCGT_SENSE
CFL-H_BGA1440
@

AH37 VSSGT_SENSE_R
AH38 VCCGT_SENSE_R

RH204 0.0402 1%
RH471 0.0402 1%



1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC12, RC13 should be placed within 2 inches (50.8 mm) of CPU

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P12-CPU(6/7) PWR,VGT
Size	Document	Number	Rev	0.1(000)
Date:	Friday, March 23, 2018	Sheet	12 of 76	

CFL-H			UH1F			AK4		
A10	VSS_1	VSS_82	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A12	VSS_2	VSS_83	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A16	VSS_3	VSS_84	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A18	VSS_4	VSS_85	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A20	VSS_5	VSS_86	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A22	VSS_6	VSS_87	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A24	VSS_7	VSS_88	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A26	VSS_8	VSS_89	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A28	VSS_9	VSS_90	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A30	VSS_10	VSS_91	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A6	VSS_11	VSS_92	AK4	UH1F	UH1F	AK4	UH1F	UH1F
A9	VSS_12	VSS_93	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AA12	VSS_13	VSS_94	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AA29	VSS_14	VSS_95	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AA30	VSS_15	VSS_96	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AB33	VSS_16	VSS_97	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AB34	VSS_17	VSS_98	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AB6	VSS_18	VSS_99	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC1	VSS_19	VSS_100	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC12	VSS_20	VSS_101	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC2	VSS_21	VSS_102	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC3	VSS_22	VSS_103	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC37	VSS_23	VSS_104	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC38	VSS_24	VSS_105	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC4	VSS_25	VSS_106	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC5	VSS_26	VSS_107	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AC6	VSS_27	VSS_108	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD10	VSS_28	VSS_109	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD11	VSS_29	VSS_110	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD12	VSS_30	VSS_111	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD29	VSS_31	VSS_112	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD30	VSS_32	VSS_113	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD6	VSS_33	VSS_114	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD8	VSS_34	VSS_115	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AD9	VSS_35	VSS_116	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AE33	VSS_36	VSS_117	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AE34	VSS_37	VSS_118	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AE6	VSS_38	VSS_119	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF1	VSS_39	VSS_120	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF12	VSS_40	VSS_121	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF13	VSS_41	VSS_122	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF14	VSS_42	VSS_123	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF2	VSS_43	VSS_124	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF3	VSS_44	VSS_125	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AF4	VSS_45	VSS_126	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG10	VSS_46	VSS_127	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG11	VSS_47	VSS_128	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG13	VSS_48	VSS_129	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG29	VSS_49	VSS_130	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG30	VSS_50	VSS_131	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG6	VSS_51	VSS_132	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG7	VSS_52	VSS_133	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AG8	VSS_53	VSS_134	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AH12	VSS_54	VSS_135	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AH33	VSS_55	VSS_136	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AH34	VSS_56	VSS_137	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AH35	VSS_57	VSS_138	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AH36	VSS_58	VSS_139	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AH6	VSS_59	VSS_140	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ1	VSS_60	VSS_141	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ13	VSS_61	VSS_142	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ2	VSS_62	VSS_143	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ3	VSS_63	VSS_144	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ37	VSS_64	VSS_145	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ38	VSS_65	VSS_146	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ4	VSS_66	VSS_147	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ5	VSS_67	VSS_148	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AJ6	VSS_68	VSS_149	AK4	UH1F	UH1F	AK4	UH1F	UH1F
W4	VSS_69	VSS_150	AK4	UH1F	UH1F	AK4	UH1F	UH1F
W5	VSS_70	VSS_151	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y10	VSS_71	VSS_152	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y11	VSS_72	VSS_153	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y13	VSS_73	VSS_154	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y14	VSS_74	VSS_155	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y37	VSS_75	VSS_156	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y38	VSS_76	VSS_157	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y7	VSS_77	VSS_158	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y8	VSS_78	VSS_159	AK4	UH1F	UH1F	AK4	UH1F	UH1F
Y9	VSS_79	VSS_160	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AK29	VSS_80	VSS_161	AK4	UH1F	UH1F	AK4	UH1F	UH1F
AK30	VSS_81	VSS_162	AK4	UH1F	UH1F	AK4	UH1F	UH1F



CFL-H, BGA1440
@

Vinafix.com



UH1G			UH1H		
AW5	VSS_163	VSS_244	BJ15		
AY12	VSS_164	VSS_245	BJ18		
AY33	VSS_165	VSS_246	BJ22		
AY34	VSS_166	VSS_247	BJ25		
B9	VSS_167	VSS_248	BJ29		
BA10	VSS_168	VSS_249	BJ30		
BA11	VSS_168	VSS_249	BJ31		
BA12	VSS_169	VSS_250	BJ32		
BA37	VSS_170	VSS_251	BJ33		
BA38	VSS_171	VSS_252	BJ34		
BA6	VSS_172	VSS_253	BJ35		
BA7	VSS_173	VSS_254	BJ36		
BA8	VSS_174	VSS_255	BK13		
BA9	VSS_175	VSS_256	BK14		
BB1	VSS_176	VSS_257	BK15		
BB12	VSS_177	VSS_258	BK18		
BB2	VSS_178	VSS_259	BK22		
BB29	VSS_179	VSS_260	BK25		
BB3	VSS_180	VSS_261	BK29		
BB30	VSS_181	VSS_262	BK6		
BB4	VSS_182	VSS_263	BL13		
BB5	VSS_183	VSS_264	BL14		
BB6	VSS_184	VSS_265	BL16		
BC12	VSS_185	VSS_266	BL19		
BC13	VSS_186	VSS_267	BL20		
BC14	VSS_187	VSS_268	BL21		
BC33	VSS_188	VSS_269	BL22		
BC34	VSS_189	VSS_270	BL26		
BC6	VSS_190	VSS_271	BL33		
BD10	VSS_191	VSS_272	BL35		
BD11	VSS_192	VSS_273	BL38		
BD12	VSS_193	VSS_274	BL6		
BD37	VSS_194	VSS_275	BM11		
BD6	VSS_195	VSS_276	BM12		
BD7	VSS_196	VSS_277	BM13		
BD8	VSS_197	VSS_278	BM14		
BD9	VSS_198	VSS_279	BM18		
BE1	VSS_199	VSS_280	BM2		
BE2	VSS_200	VSS_281	BM27		
BE29	VSS_201	VSS_282	BM28		
BE3	VSS_202	VSS_283	BM23		
BE30	VSS_203	VSS_284	BM24		
BE4	VSS_204	VSS_285	BM25		
BE5	VSS_205	VSS_286	BM26		
BE6	VSS_206	VSS_287	BM27		
BF12	VSS_207	VSS_288	BM28		
BF3	VSS_208	VSS_289	BM3		
BF34	VSS_209	VSS_290	BM33		
BF6	VSS_210	VSS_291	BM35		
BG12	VSS_211	VSS_292	BK35		
BG13	VSS_212	VSS_293	BK36		
BG14	VSS_213	VSS_294	BM5		
BG37	VSS_214	VSS_295	BM6		
BG38	VSS_215	VSS_296	BM7		
BG6	VSS_216	VSS_297	BM8		
BH1	VSS_217	VSS_298	BM9		
BH10	VSS_218	VSS_299	BM12		
BH11	VSS_219	VSS_300	BM14		
BH12	VSS_220	VSS_301	BM18		
BH14	VSS_221	VSS_302	BM19		
BH2	VSS_222	VSS_303	BM2		
BH3	VSS_223	VSS_304	BM20		
BH4	VSS_224	VSS_305	BM21		
BH5	VSS_225	VSS_306	BM22		
BH6	VSS_226	VSS_307	BM29		
BH7	VSS_227	VSS_308	BM30		
BH8	VSS_228	VSS_309	BM31		
BH9	VSS_229	VSS_310	BM34		
T2	VSS_230	VSS_311	BM0		
T3	VSS_231	VSS_312	P6		
T33	VSS_232	VSS_313	R12		
T34	VSS_233	VSS_314	R25		
T4	VSS_234	VSS_315	AY14		
T5	VSS_235	VSS_316	BD38		
T7	VSS_236	VSS_317	R30		
T9	VSS_237	VSS_318	T1		
T8	VSS_238	VSS_319	T2		
U37	VSS_239	VSS_320	T11		
U38	VSS_240	VSS_321	T12		
BJ12	VSS_241	VSS_322	T13		
BJ14	VSS_242 or VSS_243	VSS_323 or VSS_324	T14		

CFL-H_BGA1440


Layout Note:
Place near JDIMM1.258



Layout Note:
Place near JDIMM1




VREF traces should be at least 20 mils wide with 20 mils spacing to other signals




DIMM Side



Layout Note:
Place near JDIMM1.255




```
<8> DDR_A_D[0..63]
<8> DDR_A_MA[0..13]
<8> DDR_A_DQS#[0..7]
<8> DDR_A_DQS[0..7]
```




All VREF traces should
have 10 mil trace width

+V_DDR_REFA 20mil



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
2017/06/21		Deciphered Date		2027/06/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION IS TO BE TRANSFERRED TO THE CUSTOMER OF THE COMPAL ELECTRONICS, INC. HARDWARE PRODUCT INFORMATION ONLY. THIS INFORMATION IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				P14-DDR4 DIMMA	
				Size	
				Scale	
				LA-F541P	
				Date: 19th March 2018	
				Sheet 14 of 76	





Security Classification		Compul Secret Data		Title	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	PIS-DDR4 DIMMB	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPUL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE COMPUTER DRAIN OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPUL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPUL ELECTRONICS, INC.				Doc Number	LA-F541P
				Rev 0.1/000	
				Date	Friday, March 23, 2018










Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P17-PCH (2/7) CLK,SPL,PLTRST Size Document Number LA-F541P
				Rev 0.1/000
				Date: Friday, March 23, 2018 Sheet 17 of 76












GPU type	Config Sku/Division		SYSTEM ID1	SYSTEM ID2	SYSTEM ID3
			BID DIS	BID XPS CSMB/ BID Persion BC	BID GPU
IGFX	XPS CSMB	UMA	H	L	L
	Perision BC	UMA	H	H	L
DGFx	XPS CSMB	Nvidia N17P-G0 (YM6RC)	L	L	L
		Nvidia N17P-G1 (7DXVY)	L	L	H
	Perision BC	Nvidia N17P-Q1 (8WDN7)	L	H	L
		Nvidia N17P-Q3 (WY9W)	L	H	H














Release 2020









Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P24-N17P eDP/HDMI/mDP	
				Size	Document Number
				LA-F541P	
				Date:	Friday, March 23, 2018
				Sheet	24 of 76
				Rev	0.1(000)




CALIBRATION PIN	GDDR5
FB_CAL_x_PD_VDDQ	40.2 ohm
FB_CAL_x_PU_GND	40.2 ohm
FB_CAL_XTERM_GND	60.4 ohm



POWER




GPU Power Up Sequence




The ramp time for any rail must be more than 40us and less than 2ms.

GPU GC6 Entry Sequence





The entire entry/exit sequence must complete within 200 ms.

GPU GC6 Exit Sequence




GPU Power Down Sequence





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P26-N17P_VGA CORE/GND		
				Size Document Number		
				LA-F541P		
				Date: Friday, March 23, 2018	Sheet 26 of 76	Rev 0.1(100)











Memory Partition A- Low 32 bit





MF=0


<27> FBA_D0[0..3] <<> FBA_D0[0..3]

<27> FBA_EDC[7..0] <<> FBA_EDC[7..0]



Memory Partition A- Low 32bit





SMB_ALT_ADDR	State	DEVID_SEL	State	PCIE_CFG	State	VGA_DEVICE	State
Low	Single GPU	Low	Original Device	Low	Normal signal swing	Low	3D Device
High	Dual GPU	High	Re-brand Device ID	High	Reduce the signal amplitude	High	VGA Device

Table 5.5 SMB_ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins ^{Note 1}			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0




Table 5.2 RAMCFG

Strap Pins ^{see Note}			RAMCFG Setting Number	
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)	
L	L	L	0 (0x0000)	SAMSUNG
L	L	H	1 (0x0001)	MICRON
L	H	L	2 (0x0002)	HYNIX

Table 3. N17P-G0/-G1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.5V ²	Samsung	K4G80325FB-HC28	B-die	0x0	7 Gbps	N/A	Full	Production ready
			Samsung	K4G80325FB-HC25	B-die	0x0	8 Gbps	N/A	N/A	Substitution allowed with waiver ¹
			Micron	MT51J256M32HF-70A	A-die	0x1	7 Gbps	N/A	Full	Production ready
			Micron	MT51J256M32HF-80A	A-die	0x1	8 Gbps	N/A	N/A	Substitution allowed with waiver ¹
			Hynix	H5GQ8H24WJR-R0C	M-die	0x2	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GQ8H24WJR-R4C	M-die	0x2	8 Gbps	N/A	N/A	Substitution allowed with waiver ¹

Table 4. N17P-Q1 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V	Samsung	K4G80325FB-HC03	B-die	0x8	6 Gbps	N/A	Full	Production candidate
			Micron	MT51J256M32HF-60A	A-die	0x9	6 Gbps	N/A	Full	Production candidate

Notes:

1. For N17P-Q1, the maximum allowable memory case temperature is 85 °C.





Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1	Keep foot print for pull-up to 3V3_AON and pull-down to GND.			
STRAP2	Do not stuff.			
STRAP3				
STRAP4				


Berlinetta MLK			
Straps	(N17P-Q1)	(N17P-G0)	
Net NAME	state	State	defind
ROM_SCLK	PD 5K	"M"	SOR_EXPOSED(LSB)
ROM_SI	Base on memory RVL	"H"	SOR_EXPOSED
ROM_SO	PD 5K	"H"	SOR_EXPOSED(MSB)
STRAP0	PU 49.9K		RAMCFG(LSB)
STRAP1	Do not stuff		RAMCFG
STRAP2	Do not stuff		RAMCFG(MSB)
STRAP3	Do not stuff	"L"	SMB_ALT_ADDR(0), DEVID_SEL(0)
STRAP4	Do not stuff	"L"	PCIE_CFG(0), VGA_DEVICE(0)
STRAP5	Unused	"L"	

[illegible][illegible][illegible][illegible]


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P32-DC/DC SYSTEM Size Document Number LA-F541P
				Rev 0.10
				Date: Friday, March 23, 2018 Sheet 32 of 76




LCD backlight PWR CTRL




Touch Screen Conn.









































eDP & CCD(RGB) Conn.




Security Classification	Compel Secret Data		Title		Compel Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Size	D4-CDP/CDT/MS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR EXPLOITED FOR ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	6.1/00	
				Date	Friday, March 26, 2016	
				Sheet	34 of 76	









Security Classification	Compal Secret Data		Compal Electronics, Inc. P35-AR TBT (1/2) DP / PCIE	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title P35-AR TBT (1/2) DP / PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size Document Number LA-F54IP	Rev 0.10
			Date: Friday, March 23, 2018	Sheet 35 of 76



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2017/06/21	Deciphered Date		2027/06/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				P36-AR TBT (2/2) PWR / VSS	
				Size	Document Number
				C	LA-F541P
				Date:	Friday, March 23, 2018
		2	Sheet 36 of 76		Rev 0.1(100)









Security Classification		Compal Secret Data		Compal Electronics, Inc. P39-DP to HDMI Converter PS175	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	01(000)
				LA-F541P	
Date:		Friday, March 23, 2018		Sheet	39 of 76

Vinafix.com



HDMI DDC


HDMI conn




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Compal Electronics, Inc.	
2017/06/21		2027/06/21		P40-HDMI Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number LA-F541P	
Date: Friday, March 23, 2018		Sheet 40 of 76		Rev 0.1(000)	

M.2 Slot-A Key-A (WLAN + BT)


Vinafix.com





Reserve for EMI




M.2 Slot-C Key-M (SSD)





Free Fall Sensor








Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	<i>P44-HDD / FFS</i>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					<i>LA-F54IP</i>	1.000
				Date:	Friday, March 23, 2018	Sheet 44 of 76

USB Powershare

Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP


Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)




Security Classification		Compal Secret Data		Compal Electronics, Inc. P45-USB Powershare	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F541P
Date: Friday, March 23, 2018				Sheet	45 of 76




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



USB3.1 / USB2.0 Port2 (Right Side (BOT))



Security Classification		Compal Secret Data		Compal Electronics, Inc. P47-USB3.1/USB2.0 conn LA-F51P	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date: Friday, March 23, 2018	Sheet 47 of 76



POWER SW /LID CL

Audio + AMP SMB00


PBAT and Charger SMB10

Connect Battery


Setting for Thermal Design

RE67	CE51	REV	PHASE
240K 4700p	X00	EVT	
130K 4700p	X01	PRE DVT	
62K 4700p	X02	DVT1	
33K 4700p	X03	DVT2	
8.2K 4700p	A00	Pilot	
4.3K 4700p	X00 4P		
2K 4700p	X01 4P		
1K 4700p	A00 4P		


5085 Channel	Locat i on	5085 Channel	Locat i on
DP1A/DN1A	FAN1	DP1/DN1	OTP
DP2A/DN2A	Skin1	DP2/DN2	Skin2
DP3A/DN3A	JDImm	DP3/DN3	AR
DP4A/DN4A	SSD	DP4/DN4	FAN2




JLPDE




RE301	CE3319	REV
240K	4700p	i3 CPU/UMA
130K	4700p	UMA
62K	4700p	N17P-G0
33K	4700p	N17P-G1
8.2K	4700p	N18P-Q1
4.3K	4700p	N18P-Q3
2K	4700p	
1K	4700p	



BATT LED Power Button




Battery Gauge LED




EC GPIO set to OD output

Finger Print circuit


(Fingerprint Reader)
Current capability: 3.3V 150mA

Fingerprint Reader CONN


Security Classification	Compal Secret Data	Title
Issued Date	2017/06/21	Deciphered Date
2027/06/21		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc.
Size C		Document Number
LA-F541P		Rev 0.1(100)
Date: Wednesday, March 28, 2018		Sheet 49 of 76




JACK DETECTION NETWORK




MODE SELECT




RA17, CA37




CA35, CA36



Close to UA1




Beep sound




Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2017/06/21	Deciphered Date
2027/06/21		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Rev
Date: Friday, March 23, 2018		Sheet 52 of 76


+1.8VALW To +1.8VS_AUDIO




+5VALW and +3VALW To +5VS_AUDIO and +3VS_AUDIO




Close UA4




Close UA4



Universal Audio Jack






1.2V DDR discharger




Security Classification	Compal Secret Data		Title	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	P53-Audio Jack
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1(200)
LA-F541P				Sheet 53 of 76
Date: Friday, March 23, 2018				


Screw Hole




EMI shielding clip x 3



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2017/06/21		Deciphered Date		2027/06/21	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				P54-Screws			
				Size		Document Number	
				Rev		0.1 (200)	
				Date: Wednesday, March 28, 2018		Sheet 54 of 76	



@ : Nopop Component
 @DIS@ : Nopop Component
 DIS@: POP for discrete GPU SKU



Battery
(3S2P) 97W
(3S1P) 56W

JIMBTY battery connector

SMART
Battery:
01.BAT+
02.BAT+
03.BAT+
04.BAT+
05.CLK_SMB
06.DAT_SMB
07.BATT_PRS
08.SYS_PRS
09.GND
10.GND
11.GND
12.GND

Smart Adapter circuit (39.1)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.


Title
P56-PWR DCIN / BATT CONN / OTP

Size Document Number
LA-F541P

Rev
0.1(00)

Date: Friday, March 23, 2018 Sheet 56 of 74





3.3VALWP
TDC 5.5A
Peak Current 7.7A
OCF current 9.35A


5VALWP
TDC 11.3A
Peak Current 12.6A
OCF current 19.2A

3V/5V controller(35.1), Support component(35.2)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.			
Title		P59-PWR 3.3VALWP/5VALWP	
Size	Document Number	LA-F541P	
Date: Friday, March 23, 2018	Sheet	59	of 74



■ PWR.Plane.Regulator(35.25), Support component(35.26)

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P60-PWR_PCH_1V(SY8288RAC)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-F541P		
				Date: Friday, March 23, 2018	Sheet	60 of 74



1.2Volt +/- 5%
TDC 8.2A
Peak Current 15.4A
OCP current


0.6Volt +/- 5%
TDC 0.5A
Peak Current 0.7A
OCP Current 0.85A

DDR controller(35.3), Support component(35.4)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.			
Title P61-PWR +1.2V MEN/+0.6V_DDR			
Size	Document Number		Rev
	LA-F541P		0.1(X00)
Date:	Friday, March 23, 2018		Sheet 61 of 74



Title			
P62-PWR-VCORE_ISL95629			
Size	Document Number		Rev
Custom	LA-F5A1P		0.1(XXX)
Date:	Friday, March 23, 2018	Sheet	62 of 74


```
VCCGT
PL2 TDC_max (10Sec):25A
Max Current 32A
DC Load line -2.65mV/A
AC Load line -2.65mV/A
OCP Current 48A
DCR 0.98mohm +/-5%
```



Title			
P64-PWR_VCORE_VGT_VSA			
Size	Document Number	Rev	
Custom	LA-F541P	0.1 (X00)	
Date:	Friday, March 23, 2018	Sheet	64 of 74

+VCC CORE
470uF*2
220uF*1
22uF*40
1uF*24

+VCCGT
470uF*2
220uF*3
22uF*32
1uF*12

3x 47uF 0805
7x 22uF 0603
10x 10uF 0402
12x 1uF 0201

5x 47uF 0805
12x 22uF 0603
21x 10uF 0402
24x 1uF 0201
24x 0201 (placeholder)

Bulk Decoupling Locations	EXAMPLE
Vcc Power Plane at VR output	3x 220uF
VccGT Power Plane at VR output	2x 220uF
VccGT Power Plane at VR output	2x 47uF 0805
VccGT Power Plane at VR output	2x 47uF 0805

3x 47uF 0805
2x 22uF 0603
7x 10uF 0402

Security Classification	Compal Secret Data	Revision	Part Number
Issued Date	2017/06/21	Deciphered Date	2021/06/21
This sheet is a confidential document and the property of Compal Electronics, Inc. and contains confidential information. It is to be used only for the purpose of the design and development of the product. It is not to be distributed outside the company without the written consent of Compal Electronics, Inc.			
FORM 100-1000			
FORM 100-1000			

Compal Electronics, Inc.

P65-PVR PROCESSOR DECOUPLING


1A-P54IP

Rev: 1.0 (1/00)

Form: 100-1000

Page: 15 of 74

+0.95V
TDC 4.5A
Peak Current 6.5A
OCP current 9A(fix)




The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

1.05V controller(35.5), Support component(35.6)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P66-PWR VCCIO 0.95V(SY8286RAC)
				Size Document Number
				LA-F541P
				Rev 0.1(200)
				Date: Friday, March 23, 2018 Sheet 66 of 74

```
for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU
```

```
+1.0VSP/1.05VSP
TDC 1.1A
Peak Current 1.1A
OCP current 6A(fix)
```



The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

GPU other power_Regulatorrr(43.7), Support component(43.8)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/06/21	Deciphered Date	2027/06/21	Title	P67-PWR +1.05VSDGPU(SY8286RAC
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-F541P
				Date:	Friday, March 23, 2018
				Sheet	67 of 74

for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU

2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V

GPU_CORE (0.95V)
TDC 41A
Peak Current 94A
OCP current 100A
DCR 0.98mohm +/- 5%

MIN MAX
H/S Rds(on) : 3.7mohm , 4.5mohm
L/S Rds(on) : 1.5mohm , 1.9mohm



VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

	Compal Electronics, Inc.		
	P68-PWR+GPU CORE		
	LA-F541P		
	File	Friday, March 29, 2019	Sheet 66 of 74




MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

```
for dGPU SKU
@DIS@ : Nopop Component
DIS@: POP for dGPU SKU
```

Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V

```
+GPU_CORE_VDDS
TDC 12A
Peak Current 16A
OCP current 21A
DCR 0.98mohm +/- 5%
```

	MIN	MAX
H/S Rds (on) :	3.7mohm	4.5mohm
L/S Rds (on) :	1.5mohm	1.9mohm



Under:
4.7U_0603_6.3VAK *6
1U 0402 6.3VAK *4

Near:

10U_0603_6.3V6M	*3
22U_0805_6.3V6M	*3
330U*2	

DELL CONFIDENTIAL/PROPRIETARY

- VGA_CORE controller(43.1), Support component(43.2)
- VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE UNITED STATES DEPARTMENT OF COMMERCE, BUREAU OF ECONOMIC ANALYSIS, OFFICE OF TECHNOLOGY EVALUATION, AND TRADE DEVELOPMENT, WITHOUT THE WRITTEN AUTHORIZATION OF THE DIRECTOR. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE RELEASED TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN AUTHORIZATION OF THE DIRECTOR.

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMBAT ELECTRONICS, INC.




Compal Electronics, Inc.

P69-PWR-+GPU CORE VDDS


Number
LA-F541P

Rev	0100
-----	------

LA-F541P




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2016/01/06	Deciphered Date	2017/01/06	Title	PWR +1.35VRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-E994P		
				Date:	Friday, March 23, 2018	Sheet

$$V_{DD} > V_O + 1.5V$$


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	NA	2014/12/12	EE	NA		X01
2				EE			X01
3				EE			X01
4				EE			X01
5				EE			X01
6				EE			X01
7				EE			X01
8				EE			X01
9				EE			X01
10				EE			X01
11				EE			X01
12				EE			X01
13				EE			X01
14				EE			X01
15				EE			X01
16				EE			X01
17				EE			X01
18				EE			X01
19				EE			X01
20				EE			X01
21				EE			X01
22				EE			X01
23				EE			X01
24				EE			X01
25				EE			X01
26				EE			
27				EE			
28				EE			
29				EE			
30				EE			
31				EE			
32				EE			
33				EE			
34				EE			
35				EE			
36				EE			
37				EE			
38				EE			
39				EE			
40				EE			
41				EE			

Project Code :
File Name :



RE301	CE3319	CONFIG
240K	4700p	
130K	4700p	UMA
62K	4700p	N17P-G0
33K	4700p	N17P-G1
8.2K	4700p	N18P-Q1
4.3K	4700p	N18P-Q3
2K	4700p	
1K	4700p	

RE67	CE51	REV	PHASE
240K	4700p	X00	EVT
130K	4700p	X01	PRE DVT
62K	4700p	X02	DVT1
33K	4700p	X03	DVT2
8.2K	4700p	A00	PVT
4.3K	4700p	X00 4P	I9 EVT
2K	4700p	X01 4P	I9 DVT
1K	4700p	A00 4P	I9 PVT

T15 CONFIDENTIALITY	
HIGH(4.7K)	vPRO
LOW(DEFAULT)(1.00K)	non-vPRO
WCS 238 internal pull-down	

DRAM Option

- SDP
MICRON 8G/2400
- SDP
HYNIX 8G/2400
- SDP
SAMSUNG 8G/2400
- DDP
MICRON 16G/2400
- DDP
HYNIX 16G/2400
- DDP
SAMSUNG 16G/2400

DRAM Config Option

MEM_CONFIG0 MEM_CONFIG1 MEM_CONFIG2 MEM_CONFIG3 MEM_CONFIG4

DRAM SDP / DDP Option

R_COMP

X76

- X7674531L07
- X7674531L09
- X7674531L08
- X7674531L10
- X7674531L15
- X7674531L11

